Total views : 233

A 5 GHz, 1.2 dB NF Common Gate Low Noise Amplifier using 30 nm DG-FinFET for Wideband Applications

Affiliations

  • Department of Micro and Nanoelectronics, School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, India

Abstract


Objectives: To design a Low Noise Amplifier (LNA) using Double Gate (DG) FinFET with 1.2 dB noise figure over bandwidth of 24GHz. Methods: Temperature effect on noise figure, stability is also analyzed and the effect of thermal noise and flicker noise in CG LNA is presented. Findings: The designed LNA gives an IIP3 value of 5.58 dB and 1dB compression point of -5.6 dB with proper matching conditions. The maximal efficiency of 80% was achieved for different topologies with 364 MHz switching frequency. Improvements: The designed amplifier provides a maximum voltage gain of 17 dB with a noise figure less than 2 dB as compared to that of conventional MOSFETs based LNA.

Keywords

DG-FinFET, IIP3, Low noise Amplifier, Noise Figure, Stability.

Full Text:

 |  (PDF views: 285)

References


  • Analog and RF circuits in 45 nm CMOS and below planar bulk versus FinFET. Available from: http://ieeexplore.ieee.org/document/4099702/
  • Device and circuit-level analog performance trade-offs: A comparative study of planar bulk FETs versus FinFETs. Available from: http://ieeexplore.ieee.org/document/1609503/
  • Low-power low-noise highly ESD robust LNA, and VCO design using above-IC inductors. Available from: http://ieeexplore.ieee.org/document/1568714/
  • Subramanian V, Parvais B, Borremans J, Mercha A, Linten D, Wambacq P, Loo J, Dehan M, Gustin C, Collaert N, Kubicek S. Planar Bulk MOSFET s Versus FinFETs: An analog/RF perspective. IEEE Transactions on Electron Devices. 2006 Dec; 53(12):3071–9.
  • Wambacq P, Verbruggen B, Scheir K, Borremans J, Dehan M, Linten D, De Heyn V, Van der Plas G, Mercha A, Parvais B, Gustin C. The potential of FinFETs for analog and RF circuit applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 2007 Nov; 54(11):2541–51.
  • Evaluation of FinFET RF building blocks. Available from: http://ieeexplore.ieee.org/document/4357842/
  • FinFET RF receiver building blocks operating above 10 GHz. Available from: http://ieeexplore.ieee.org/document/5331492/
  • Identifying the bottlenecks to the RF performance of FinFET. Available from: http://ieeexplore.ieee.org/document/5401259/
  • Reddy MR, Sharma DK, Patil MB, Rao VR. Power-area evaluation of various double-gate RF mixer topologies. IEEE Electron Device Letters. 2005 Sep; 26(9):664–6.
  • Study of dual-gate SOI MOSFETs as RF mixers. Available from: http://ieeexplore.ieee.org/document/1595949/
  • Jeong N, Kim Y, Yun J, Park SM, Shin H. Independent-gate-mode double-gate MOSFET RF receiver. Journal of the Institute of Electronics Engineers of Korea. 2009; 46(10):16–24.
  • Laha S, Kaya S, Kodi A, DiTomaso D, Matolak D. A 60 GHz tunable LNA in 32 nm double gate MOSFET for a wireless NOC architecture, In IEEE 14th Annual Wireless and Microwave Technology Conference (WAMICON); Orlando. FL. 2013. p. 1–4.
  • Analog and RF circuits in 45 nm CMOS and below: Planar bulk versus FinFET. Available from: http://ieeexplore.ieee.org/document/4099702/
  • Selvathi MS. Design and optimization of ultra low power low noise amplifier using particle swarm optimization. Indian Journal of Science and Technology. 2015 Dec; 8(36):1–8.
  • Sensitivity of 30 nm Gate length FinFET based LNA to various geometrical parameters. Available from: http://ieeexplore.ieee.org/document/5760183/
  • Sinha T, Saisharan P, Kumar KM, Deepa T. A systematic approach to CMOS low noise amplifier design for low power transmission. Indian Journal of Science and Technology. 2016 Apr; 9(16):1–4.
  • Multi-Gate MOSFET compact model featuring independent-gate operation. Available from: http://ieeexplore.ieee.org/document/4419001/
  • Kaukovuori J, Kaltiokallio M, Ryynänen J. Analysis and design of common‐gate low‐noise amplifier for wideband applications. International Journal of Circuit Theory and Applications. 2009 Mar; 37(2):257–81.
  • Sensitivity of 30 nm Gate length FinFET based LNA to various geometrical parameters. Available from: http://ieeexplore.ieee.org/document/5760183/
  • Tsui HY, Lau J. SPICE simulation and tradeoffs of CMOS LNA performance with source-degeneration inductor. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 2000 Jan; 47(1):62–5.
  • Design considerations for CMOS low-noise amplifiers. Available from: http://ieeexplore.ieee.org/document/1320538/
  • A low power CMOS low noise amplifier for ultra-wideband wireless applications. Available from: http://ieeexplore.ieee.org/document/1465772/
  • A 5 GHz CMOS variable gain low noise amplifier for wireless LAN applications. Available from: http://ieeexplore.ieee.org/document/4267346/
  • Ultra-low voltage and low power UWB CMOS LNA using forward body biases. Available from: http://ieeexplore.ieee.org/document/6569553/
  • Li CM, Li MT, He KC, Tarng JH. A low-power self-forward-body-bias CMOS LNA for 3–6.5 GHz UWB receivers. IEEE Microwave and Wireless Components Letters. 2010 Feb; 20(2):100–2.
  • A low power CMOS low noise amplifier for ultra-wideband wireless applications. Available from: http://ieeexplore.ieee.org/document/1465772/
  • Analog and RF circuits in 45 nm CMOS and below: Planar bulk versus FinFET. Available from: http://ieeexplore.ieee.org/document/4099702/
  • Borremans J, Parvais B, Dehan M, Thijs S, Wambacq P, Mercha A, Kuijk M, Carchon G, Decoutere S. Perspective of RF design in future planar and FinFET CMOS. IEEE Radio Frequency Integrated Circuits Symposium; 2008 Apr-Jun. p. 75–8.
  • Ponton D, Palestri P, Esseni D, Selmi L, Tiebout M, Parvais B, Siprak D, Knoblinger G. Design of ultra-wideband low-noise amplifiers in 45 nm CMOS technology: Comparison between planar bulk and SOI FinFET devices. IEEE Transactions on Circuits and Systems I: Regular Papers. 2009 May; 56(5):920–32.
  • Nagarajan KK, Kumar NV, Srinivasan R. TCAD simulation study of Finfet based LNA. International Journal of Advanced Engineering Technology. 2010 Jul-Sep; 1(2):1–10.
  • A floyd double-gate FET technology for RF applications: Device characteristics and low noise amplifier design. Available from: http://ieeexplore.ieee.org/document/4062888/

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.