Total views : 35

High Performance and Reliable Fault Detection Scheme for the Secure Hash Algorithm

Affiliations

  • Department of Electronics, University of Monastir, Tunisia

Abstract


Background/Objectives: Among the powerful techniques against the protected hash functions (SHA) the method of fault injection attacks. For obtain the confidential information, the method consist to inject this attacks during the process of the hash algorithm. In literature, they proposed a many methods of countermeasures to secure the SHA implementation against these attacks. Methods/Statistical Analysis: In this paper, we proposed a new scheme of fault detection; this scheme is based on the combines of two redundancies named hybrid redundancy for the hash algorithm. The weaknesses and the strengths of our proposed method against the fault attacks are discussed. Findings: our schemes proposed reaches 99.999% fault coverage. Moreover, we are implemented our proposed scheme on Xilinx Virtex-5 and Virtex-II Pro FPGA. Its area overhead fault coverage, frequency and throughput degradation have been compared and it is shown that our proposed scheme allows a trade-off between the security of the SHA and hardware overhead. Application/Improvements: Compared to other work, our fault detection scheme has the important performances in terms of frequency, occupied slices, fault coverage and throughput.

Keywords

Countermeasures, Fault Detection Schemes, Fault Attacks, Security, Secure Hash Algorithm (SHA).

Full Text:

 |  (PDF views: 24)

References


  • National Institute of Standards and Technology. Secure Hash Standard (SHS). Federal Information Processing Standards Publication (FIPS PUB). 2008 Oct; 180(3):3–27.
  • Ahmad I, Das AS. Analysis and detection of errors in implementation of SHA-512 algorithms on FPGAs. The Computer Journal. 2007 Jun 2; 50(6):728–38. Crossref
  • Bar–El H, Choukri H, Naccache D, Tunstall M, Whelan C. The sorcerer’s apprentice guide to fault attacks. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE). 2006 Feb; 94(2):370–82. Crossref.
  • Bertoni G, Breveglieri L, Koren I, Maistri P. An efficient hardware-based fault diagnosis scheme for AES: performances and cost. In the Proceedings of the 19th Institute of Electrical and Electronics Engineers (IEEE) International Symposium on Defect and Fault Tolerance in VLSI Systems, France; 2004 Oct 10–13. p. 130–8. Crossref.
  • Chaves R, Kuzmanov G, Sousa L, Vassiliadis S. Cost efficient SHA hardware accelerators. Institute of Electrical and Electronics Engineers (IEEE) Transactions on Very Large Scale Integration (VLSI) Systems. 2008 Aug; 16(8):999– 1008. Crossref
  • Crowe F, Daly A, Kerins T, Marnane W. Single-chip FPGA implementation of a cryptographic co-processor. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) International Conference on Field-Programmable Technology; 2004 Dec 6–8. p. 279–85. Crossref.
  • National Institute of Standards and Technology. Cryptographic hash algorithm and SHA-3 competetion [Internet]. 2010 [cited 2010 Dec 13]. Available from: Crossref.
  • Dadda L, Macchetti M, Owen J. The design of a high speed ASIC unit for the hash function SHA-256 (384, 512). In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) Design, Automation and Test in Europe Conference and Exhibition. 2004 Feb 16–20; 3:70–5. Crossref
  • Grembowski T, Lien R, Gaj K, Nguyen N, Bellows P, Flidr J, Lehman T, Schott B. Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA- 512. In the 5th International Conference on Information Security (ISC); 2002 Sep 5. p. 75–89.
  • Juliato M, Gebotys C, Elbaz R. Efficient fault tolerant SHA2 hash functions for space applications. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) Aerospace Conference, USA; 2009 Mar 7–14. p. 1–16. Crossref.
  • Samyde D, Quisquater J. Eddy current for magnetic analysis with active sensor smart card programming and security. In the Proceedings of the Esmart; 2002. p. 185–94.
  • Skorobogatov SP, Anderson RJ. Optical fault induction attacks. International Workshop on Cryptographic Hardware and Embedded Systems (CHES), Lecture Notes in Computer Science, Springer. 2002; 2523:2–12.
  • Kommerling O, Kuhn MG. Design principles for tamperresistant smartcard processors. USENIX Workshop on Smartcard Technology, Chicago, Illinois, USA; 1999 May 10–11. p. 1–13.
  • Anderson R, Kuhn M. Low cost attacks on tamper resistant devices. International Workshop on Security Protocols (IWSP), Lecture Notes in Computer Science, Springer. 1997; 1361:125–36.
  • Peterson I. Chinks in digital armor: exploiting faults to break smart-card cryptosystems. Science News. 1997 Feb 1; 151(5):78–9.
  • National Institute of Standards and Technology. Secure hash standard. Federal Information Processing Standards Publication. 2002 Aug 1; 180(2):3–71.
  • Wang X, Yin YL, Yu H. Finding collisions in the full SHA1. Annual International Cryptology Conference (CRYPTO), Advances in Cryptology, Lecture Notes in Computer Science, Springer. 2005; 3621:17–36.
  • Canniere CD, Rechberger C. Findin SHA1 Characteristics: General Results and Applications. In the 12th International Conference on the Theory and Application of Cryptology and Information Securit (ASIACRYPT), Lecture Notes in Computer Science, Springer. 2006; 4284:1–20.
  • Dadda L, Macchetti M, Owen J. The design of a high speed ASIC unit for the hash function SHA-256 (384, 512). In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) Design, Automation and Test in Europe Conference and Exhibition. 2004 Feb 16–20; 3:70–5.
  • National Institute of Standards and Technology. Secure hash standard. Federal Information Processing Standards Publication. 1995 Apr 17; 180(1):1–10.
  • Bahramali M, Jiang J, Reyhani-Masoleh A. A fault detection scheme for the FPGA implementation of SHA-1 and SHA512 round computations. Journal of Electronic Testing, Springer. 2011 Aug 2; 27:517.
  • Abdulhadi S. A fault attack on a hardware-based implementation of the secure hash algorithm SHA-512. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico; 2013 Dec 9–11. p. 1–7.
  • Ahmad I, Das AS. Analysis and detection of errors in implementation of SHA-512 algorithms on FPGAs. The Computer Journal. 2007 Jun 2; 50(6):728–38. Crossref.
  • Kahri F, Mestiri H, Bouallegue B, Machhout M. Enhanced FPGA implementation of the SHA-512 hash function. International Review on Computers and Software (IRECOS). 2014 Nov; 9(11): p.1816–21
  • Siewiorek DP, Swarz RS. Reliable computer systems (3rd edition): design and evaluation. A. K. Peters Ltd, Natick, USA; 1998 Dec 15. p. 908.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.