Total views : 666

A Low Power Multiplier using a 24-Transistor Latch Adder


  • School of Electronics Engineering, VIT University, Chennai - 600 127, Tamil Nadu, India


Background: Multiplication forms one of the most power hungry operations in a digital system. It is used extensively in the digital signal processing applications and in any general purpose processors. Hence, the efficient hardware realization of the multiplier is crucial in ensuring that the processors operate within the power limits and without getting overheated. Method: In order to make the multipliers more power efficient, ways have been found to curtail the spurious glitching in the internal nodes of the multiplier. Latch adder with the delay lines is used in the multiplier to equalize the delay of the partial products. Findings: In this paper, a novel 24 transistor Latch Adder (LA) is proposed. It is validated using the Wallace tree multiplier as a bench marking circuit. Wallace tree multiplier is implemented using the proposed latch adder and delay lines in the internal nodes. Comparison is made with the multipliers constructed using various full adder configurations available in the literature. Conclusion: It is proved that the proposed multiplier circuit achieves the power reduction of 20% compared to the multiplier using 16T full adder. The multiplier is simulated using the industry standard Cadence® Virtuoso tool in 180nm technology library files and the simulation results confirm the low power operation of the multiplier.


Latch Based Adder, Low Power Adder, Low Power Multiplier, Wallace Tree Multiplier

Full Text:

 |  (PDF views: 370)


  • Lemonds C, Mahant-Shetti SS. A low power 16 by 16 multiplier using transition reduction circuitry. International Workshop on Low Power Design. 1994; p. 139–40.
  • Mahant-Shetti SS, Balsara PT, Lemonds C. High performance low power array multiplier using temporal Tiling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 1999 Mar; 7(1):121–4.
  • Kuo KC, Chou CW. Low power and high speed multiplier design with row bypassing and parallel Architecture. Microelectronics Journal. 2010 Oct; 41(10):639–50.
  • Chong KS, Gwee BH, Chang JS. A micropower lowvoltage multiplier with reduced spurious switching. IEEETransactions on Very Large Scale Integration (VLSI) Systems. 2005 Feb; 13(2):255–65.
  • Carbognani F, Buergin F, Felber N, Kaeslin H, Fichtner W. A low-power transmission-gate-based 16-bit multiplier for digital hearing aids. Analog Integrated Circuits and Signal Processing. 2008 Aug; 56(1-2):5–12.
  • Vesterbacka M. A 14-transistor CMOS full adder with full voltage swing nodes. IEEE Workshop Signal Processing Systems; 1999; Taipei. p. 713–22.
  • Lin JF, Hwang YT, Sheu MH, Ho CC. A novel high-speed and energy efficient 10-transistor full adder design. IEEE Transactions on Circuits and Systems-I: Regular Papers.2007 May; 54(5):1050–9.
  • Yan J-T, Chen Z-W. Low-cost low-power by passing-based multiplier design. Proceedings of 2010 IEEE International Symposium Circuits and Systems (ISCAS); 2010 ;30 May–2 Jun; Paris. p. 2338–41.
  • Kuo K-C, Chou C-W. Low power and high speed multiplier design with row bypassing and parallel architecture.Microelectronics Journal. 2010; 41(10):639–50.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.