Total views : 465

A Comparative Study of High Speed CMOS Adders using Microwind and FPGA

Affiliations

  • Department of Electronics and Communication Engineering, School of EEE, SASTRA University, Thanjavur - 613401, Tamil Nadu, India
  • Department of ECE, School of EEE, SASTRA University, Thanjavur - 613401, Tamil Nadu, India

Abstract


In the current semiconductor technology evolution, there is a huge demand in designing a low power, high speed adders with less area. As adders are essential components in the data-path of any computer system, adder modules are needed to be enhanced for better performance. One such efficient adder implementation is the Carry Look-Ahead Adder (CLA) which is designed to overcome the latency introduced by rippling effect of carry bits in a conventional Ripple Carry Adder (RCA). Further, the use of this CLA module in the place of Ripple Carry Adder module inside a Carry Select Adder (CSEA) is proposed for increased speed. Also, a novel implementation of adder, making use of the fact that the sum and carry are compliment of one another, except when all the inputs are same is presented. Simulation results show that a 4-bit carry select adder provides a better performance at the cost of power dissipation as 89.211 μW compared with 38.414 μW by a ripple carry adder with 0.12 μm technology processes. In this study, these high speed adders are implemented with the help of the Digital Schematic (DSCH) software tool, Micro wind layout editor tool and Quartus II synthesis software tool. This Quartus II synthesis tool is used for the implementation of adders on Altera EP2C20F484C7 FPGA device. These kinds of adders are further to be extended to build high-speed multipliers which are most important for the applications like digital signal processors, microprocessors, etc.

Keywords

Altera FPGA, Carry Look-Ahead Adders, High Speed Adders, Reduced Full Adder, VLSI.

Full Text:

 |  (PDF views: 549)

References


  • Yeap GK. Practical low power digital VLSI design. Kluwer Academic Publishers; 1998.
  • Weste N. CMOS VLSI design - A circuits & systems perspective. 2nd ed. Addison-Wesley; 2004.
  • Roth C, John L, Lee BK. Digital Systems Design using Verilog. Boston, MA, USA. 2014.
  • Elamaran V, Reddy NBP, Abhiram K. Low power prescaler implementation in CMOS VLSI. Proceedings of the International Conference on Emerging Trends in Electrical Engineering and Energy Management (ICETEEEM-2012); Chennai. 2012 Dec. p. 16–19.
  • Elamaran V, Upadhyay HN. A case study of nanoscale FPGA programmable switches with low power. International Journal of Engineering and Technology. 2013 Apr-May; 5(2):1512–9.
  • Vai MM. VLSI Design. CRC Press; 2001.
  • Efstathiou C, Owda Z, Tsiatouhas Y. New high-speed multioutput carry look-ahead adders. IEEE Transactions on Circuits and Systems-II: Express Briefs. 2013 Oct; 60(10):667–71.
  • Brown S, Vranesic Z. Fundamentals of digital logic with VHDL design. TMH. 2002.
  • Uyemura JP. Introduction to VLSI Circuits and Systems. John Wiley & Sons; 2002.
  • Senthilpari C, Mohamed ZI, Kavitha S. Proposed low power, high speed adder-based 65-nm Square root circuit. Microelectronics Journal. 2011 Feb; 42(2):445–51.
  • Yeo KS, Roy K. Low-voltage, low-power VLSI subsystems. TMH Professional Engineering. 2004.
  • Brzozowski I, Kos A. Designing of low-power data oriented adders. Microelectronics Journal. 2014 Sep; 45(9):1177–86.
  • Ruiz GA, Granda M. An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit. Microelectronics Journal. 2004 Dec; 35(12):939–44.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.