Total views : 449

A FPGA Implementation of Dual Images based Reversible Data Hiding Technique using LSB Matching with Pipelining


  • Department of School of Electronics Engineering, VIT University, Chennai - 600 127, Tamil Nadu, India


Background: In this digital era, the authentication and proof of ownership has become a vital part in all the multimedia data content like audio, image and video. Data Hiding is one of the familiar methodologies used to authenticate and resolve the issues of copyrights of the digital data. Methods: In this paper the FPGA (Field Programmable Gate Array) implementation of Data Hiding using reversible Dual Image concept is carried out on a gray scale image. Here the FPGA implementation is carried out with and without the concept of pipelining. Findings: In the data hiding process the secret key is embedded in the host image content and analyzed with the values of PSNR (Peak Signal to Noise Ratio) and Embedding capacity. In the last, a comparison for the pipelined and non pipelined mode of data hiding process has been done for the values of area, power and timing. From the results it is noted that the pipelined mode of data hiding gives better result in terms of very less embedding time compared to non pipelined mode with a lesser power consumption. As this data hiding methodology involves only simple operation it is easy to implement as FPGA chip using Verilog HDL Modelling language. Here the entire data hiding operation is carried out by the hardware chip, not by software running on hardware, hence the process of data hiding is fast when compared with all other software implementations. As the whole process of embedding is taking place in real time, we can embed this FPGA data hiding chip as a separate co-processor the data hiding operation with any multimedia device.


Dual Imaging Concept, FPGA based Data Hiding, LSB Bit Matching, Pipelined Embedding, Reversible Data Hiding

Full Text:

 |  (PDF views: 334)


  • Cox IJ, Miller ML, Bloom JA, Fridrich J, Kalker J. Digital watermarking and steganography. Morgan Kaufmann Publishers; 2007.
  • Li CT. Digital fragile watermarking scheme for authentication of JPEG images. Proceedings – Vision, Image and Signal processing. 2004 Dec; 151(6):460–6.
  • Johnson NF, Jajodia S. Exploring steganography: seeing the unseen. Computer Practices. 1998 Feb; 31(2):26–34.
  • Anderson RJ, Petitcolas FAP. On the limits of steganography. IEEE Journal on Selected Areas in Communications. 2006 Sep; 16(4):474–81.
  • Petitcolas FAP, Anderson RJ, Kuhn MG. Information hiding—a survey. Proceedings of the IEEE special issue on protection of multimedia content. 1999 Jul; 87(7):1062–78.
  • Provos N, Honeyman P. Hide and Seek: An Introduction to Steganography. IEEE computer society. 2003 May-Jun; 1(3):32– 44.
  • Johnson NF, Jajodia S. Steganography: Seeing the Unseen. IEEE Computer. 1998 Feb; 31(2):26–34.
  • Mohanty SP, Ranganathan N, Namballa RK. VLSI implementation of visible watermarking for a secure digital still camera design. IEEE Proceedings of the 17th International Conference on VLSI Design (VLSID’04). 2004. p. 1063–8.
  • Karthigaikumar P, Baskaran K. FPGA and ASIC implementation of robust invisible binary image watermarking algorithm using connectivity preserving criteria. Microelectronics Journal. 2011 Jan; 42(1):82–8.
  • Krenn JR. Steganography and Steganalysis. 2004 Jan; p.1–9.
  • Lu TC, Tseng CY, Wu JH. Dual imaging-based reversible hiding technique using LSB matching. Department of information management.chaoyang university of technology. taichung 41349, taiwan, roc. signal processing. 2015 Mar; 108:77–89.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.