Indian Journal of Science and Technology
DOI: 10.17485/ijst/2016/v9i17/93033
Year: 2016, Volume: 9, Issue: 17, Pages: 1-7
Original Article
M. Siva Kumar* , Syed Inthiyaz, V. Narsimha Nayak, M. Bhavani, K. Charan Teja, S. J. S. Rajesh, K. Eswar Reddy and G. Sruthi Keerthana
Department of Electronics and Communication Engineering, KL University, Vijayawada - 522502, Andhra Pradesh, India; [email protected], [email protected], [email protected], bhavanimathi.147@gmail. com, [email protected], [email protected], [email protected], [email protected]
*Author of Corresponding: M. Siva Kumar Department of Electronics and Communication Engineering, KL University, Vijayawada - 522502, Andhra Pradesh, India; [email protected]
Objective: To implement high speed arithmetic systems especially conditional sum adder is used. It consists mainly conditional cells and sum cells. Method/Analysis: It contains sum and carry with input 1 and 0. These are used to reduce delay generated by the carry propagator. The advantage using conditional sum adder is addition is much faster. Finding: In this project we are going to deal with the low power conditional sum addition rule. By doing this it will basically reduce the nodes which are present internally and number of multiplexer in the adder design. By implementing this adder in cadence software the power will be reduced and the process can be done by applying clock gating and by without applying clock gating. Novelty/Improvement: For implementing this adder Verilog code is used. And this will be executed in cadence software. Because of using Verilog code, using the digital cadence software.
Keywords: Conditional Carry Addition (CCA), Clock Gating, Conditional Sum Adder (CSA), Low Power
Subscribe now for latest articles and news.
