

RESEARCH ARTICLE



Received: 24.02.2021

Accepted: 09.03.2021

Published: 19.03.2021

Citation: Premananda BS, Bajpai A, Shakthivel G, Anurag AR (2021) Low power add-one circuit IPGL based high speed square root carry select adder. Indian Journal of Science and Technology 14(9): 776-786. <https://doi.org/10.17485/IJST/v14i9.343>

* **Corresponding author.**

premanandabs@gmail.com

Funding: None

Competing Interests: None

Copyright: © 2021 Premananda et al. This is an open access article distributed under the terms of the [Creative Commons Attribution License](https://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

Published By Indian Society for Education and Environment (iSee)

ISSN

Print: 0974-6846

Electronic: 0974-5645

Low power add-one circuit IPGL based high speed square root carry select adder

B S Premananda^{1*}, Archit Bajpai¹, G Shakthivel¹, A R Anurag¹

¹ Department of Electronics and Telecommunication, RV College of Engineering, Bengaluru, 560059, India

Abstract

Background: An adder is the basic building block of any circuitry. Most ripple carry adders suffer from carry rippling which constrains its performance due to increased delay though they occupy less area. **Objectives:** To design and implement a high speed adder to overcome the carry rippling, which should consume less power and also operate at higher frequency. **Method:** Square-root CSLA architecture is designed by replacing ripple carry adder with of Add-One Circuit (AOC) to minimize the area and carry rippling delay. Improved Pass-Gate Adiabatic Logic (IPGL) is incorporated in the proposed SCSLA to reduce power and to increase frequency of operation. Cadence Virtuoso and Spectre is used to design and simulate the adder circuits in CMOS 180nm technology. **Findings:** We proposed SCSLA adder, which consumed 89% lesser power compared to the reference architecture at 400 MHz operating frequency with a power saving factor of 7.3. Results were verified by simulating up to 1 GHz frequency. **Novelty:** Incorporation of AOC in the design of square-root CSLA with adiabatic logic (IPGL) incorporated results in lesser power consumption and also adder operates in the higher frequency (GHz).

Keywords: AL; AOC; BEC; IPGL; low power

1 Introduction

The trend towards low-power IC design is driven by the increasing demand for long-life portable devices. Carry look-ahead adder (CLA), carry skip/bypass adder, conditional sum adder, carry select adder (CSLA), parallel prefix and other adder architectures have been proposed to mitigate rippling of carry in ripple carry adder (RCA). CSLA need less time to provide the carry output⁽¹⁾. The sum generated in a CSLA is by independent RCAs (for $C_{in} = '1'$ and $'0'$). CSLA can be either Linear or Square Root (SQRT) depending on the block length of RCA⁽²⁾. Various-bit SQRT CSLA architectures are discussed in⁽³⁾. Linear CSLA uses two RCAs to compute the output but it isn't power and area efficient. Hence, to decrease the area occupied by the CSLA, a Binary to Excess-1 Converter (BEC) can be considered instead of an RCA. A $N+1$ -bit BEC is used instead of the N -bit RCA in the modified architecture to decrease area and power consumption. Static CMOS based CLA with modified circuits for obtaining propagate and generate

terms is discussed in⁽⁴⁾.

In adiabatic logic (AL) circuits during switching, the charge is recycled in form of trapezoidal voltage (clock)⁽⁵⁾. Non-adiabatic as well as adiabatic losses are incurred in adiabatic circuits. The former being independent of frequency of operation cannot be minimized. However, the latter being frequency dependent can be reduced to an extent. Adiabatic circuits can be Partial/Quasi Adiabatic Circuits (QAC) or Fully Adiabatic Circuits. QAC are more preferred. Among QAC families, Improved Pass-Gate adiabatic charge-recovery Logic (IPGL) is better for energy recovery and also preferred for higher frequency of operation. IPGL requires inputs at the charge phase of the clock to obtain differential outputs. There are four phase power clocking mechanism in adiabatic circuits namely evaluate, hold, recover, and wait⁽⁶⁾. A basic IPGL gate is shown in⁽⁷⁾. The gate has two paths: charging and recovery paths. The charging path consists of the logic block, F and the F' is complementary logic block which are parallel to a pair of cross-coupled PMOS transistors.

The losses incurred in adiabatic circuits are discussed in⁽⁶⁾. If R represents the on resistance of the charging path, T time for charging and discharging, C_L load capacitance and V supply voltage then, the energy dissipation is given by equation (1)⁽⁵⁾.

$$E_{diss} = \left(\frac{RC_L}{T} \right) C_L V^2 \quad (1)$$

A N+1-bit BEC is used instead of the N-bit RCA in the modified architecture to decrease area and power consumption⁽⁸⁾. Add-one circuit (AOC) works on the principle of “first” zero detection logic. After first zero is detected, it generates sum S_1 (with $C_{in} = '1'$) by complementing each bit in S_0 (with $C_{in} = '0'$). If no zero is encountered all the bits are complimented and a carry out of '1' is generated. A new add-one scheme is discussed in⁽⁹⁾, where the inverters can be reduced. It doesn't incur speed penalty. Power dissipation is reduced due to shorter chain and minimization of toggling of internal signal. Final sum and carry are obtained by using NAND gates and a Multiplexer (MUX). Figure 1 depicts the block level representation of realizing a 1-bit adder using the AOC architecture. Since switching power is directly related to the square of supply voltage, minimizing the voltage would result in reducing the energy consumption.

Adder is one of the most essential blocks needed to implement any arithmetic circuitry. The power consumption is very critical issue in any adder circuits along with the speed. Many adders were proposed in literature, but still consume more power. The literature provides conclusive results that adiabatic logic helps in realizing low-power circuits (IPGL). Hence, adders can be designed for high-speed operation with low-power consumption incorporating adiabatic logic. Thus, the aim of this study is to propose a modified square root CSLA with AOC and BEC in adiabatic logic (IPGL) which can be used for high speed and less power applications.




Fig 1. Block diagram of 1-bit CSLA with AOC

The rest of this paper is organized as follows: Design methodology of CMOS and adiabatic adders are discussed in Section 2. Section 3 presents the obtained results in terms of power and delay, and finally conclusions derived with future scope in Section 4.

2 Design and implementation of adders

The circuits are designed and simulated using Cadence Virtuoso on CMOS 180 nm technology at $V_{DD} = 1.8$ V. Since PMOS is slower than NMOS, they have different rise and fall times. CMOS circuits to have symmetrical rise and fall times, sizing of the transistors is very important. DC analysis of static CMOS inverter is performed. Based on DC analysis, a transistor sizing (r) of 2.75 is used for the circuits. Lengths of both the MOS transistors were kept the same. CSLA can be constructed using RCAs and BECs. to decrease the area occupied by the CSLA, a Binary to Excess-1 Converter (BEC) can be considered instead of an RCA. A $N+1$ -bit BEC is used instead of the N -bit RCA in the modified architecture to decrease area and power consumption⁽⁸⁾. A BEC is realized using AND, XOR and NOT gates. A 4-bit BEC circuit is illustrated in Figure 2. A BEC minimizes the delay incurred with the use of RCA by generating the output carry with less delay.




Fig 2. 4-bit BEC circuit

2.1 Linear CSLA with RCA

A 1-bit CMOS full adder is realized and cascaded to obtain 16-bit adder. The Cadence Virtuoso implementation of the static CMOS based 16-bit linear CSLA is as depicted in Figure 3. The 16-bit linear CSLA is realised with RCA and multiplexers to select the sum and carry of the 4-bit adders.

2.2 Square root CSLA with BEC

The linear CSLA may produce wrong outputs initially because of miss match in delays. As first stage carry output (MUX) come one cycle later than the inputs of second stage. To overcome miss match in the delay at each stage, the SCSLA architecture is used⁽¹⁰⁾. Figure 4 illustrates the Cadence implementation of the 16-bit SCSLA with RCA and BEC.

2.3 SCSLA with BEC in IPGL

PFAL doesn't produce correct outputs at high frequencies. This can be overcome using IPGL⁽¹¹⁾. Low power VLSI circuits using two phase adiabatic dynamic logic are discussed in⁽¹²⁾. An IPGL based 16-bit SCSLA with BEC is shown in Figure 5. Extra buffers are required to incorporate the clocking mechanism⁽¹³⁾. Various adiabatic logic families as well as comparisons between ECRL and PFAL have been presented in⁽⁶⁾.

2.4 SCSLA with AOC

The modified add-one scheme discussed in (9) is depicted in Figure 6 which uses buffers with only one inverter. Internal nodes of the PMOS-NMOS chain generate the compliment of the sum bit. Each pair acts as an inverter before the first zero is detected. When the first zero is detected, it acts as a multiplexer and the sum is selected. A 1-bit full adder based on the modified Add-one scheme was constructed in ALs using a 1-bit RCA, NAND gates, buffers and multiplexers as shown in Figure 7. The constructed 1-bit full adder circuit is cascaded to form 16-bit full adders, which were then used to construct the SCSLA as shown in the Figure 8. The 16-bit IPGL based SCSLA circuit with AOC was implemented on Cadence Virtuoso IDE wherein its functionality was verified (Figure is not included, as size of the image is large).




Fig 5. 16-bit SCSLA with BEC architecture in IPGL




Fig 6. Modified add-one scheme




Fig 7. One-bit CSLA with AOC




Fig 8. Block diagram of a 16-bit SCSLA constructed with AOC

3 Results and Discussion

The simulation results of the adder circuits are presented in this section. We first compared the performance of different adiabatic families with respect to the number of transistor, power consumed, and operating frequency of an inverter. Delay analysis is then performed for different adder s. This was followed by performing a power analysis. Finally, calculations regarding the power saving factor were analyzed using Cadence Virtuoso and Spectre.

The IPGL based circuits operate at higher frequencies when compared to ECRL and PFAL. To illustrate, CMOS inverter is designed and simulated in static CMOS and in other AL circuits at 20 MHz, with load capacitance (C_L) of 10 pF, at V_{DD} of 1.8 V. Power consumption values of different adiabatic inverters are shown in Figure 9. It can be inferred that inverter realized in static CMOS logic consumes the most power as expected. PFAL circuits outperformed other logic. But except IPGL, other aidabatic logics fail to provide proper output at GHz frequencies⁽¹¹⁾. Hence, for high frequency operation IPGL is preferred over PFAL⁽¹⁴⁾.




Fig 9. Power analysis of inverters realized using static CMOS, 2N-2N2P, ECRL, IPGL, and PFAL

Table 1 lists the power consumed by CMOS based RCA for different (4-, 8- and 16-bit) sizes operating on various frequency, implemented in Cadence Virtuoso. From the Table 1, it can be inferred that power consumed by RCA increases with both bit sizes and frequency. This necessitates the use of adiabatic circuits to reduce the power consumption of a circuit at high frequency. Delay analysis of RCA, linear CSLA, and SCSLA is performed to choose the fastest adder for further implementation in adiabatic logic. In SCSLA the delay of each stage were matched by varying the sizes of adders in each stage.

Table 1. Power analysis of static CMOS based ripple carry adder for variable bit sizes at different operating frequency

Sl. No.	Frequency (MHz)	Power consumed by static CMOS based RCA (mW)		
		4-bit	8-bit	16-bit
1.	30	0.078	0.173	3.376
2.	100	0.258	0.535	3.937
3.	400	1.028	2.14	5.151
4.	800	2.018	3.507	5.847
5.	1000	2.38	4.561	24.91

From Figure 10 it can be analyzed that, a 16-bit SCSLA reduced the delay by 80% when compared with 16-bit RCA. SCSLA minimizes the delay during the addition. Delay of square root CSLA is also less compared to CSLA, hence preferred. A 16-bit static CMOS based linear and square root CSLA with RCA and BEC architecture is constructed. The 16-bit SCSLA realized with BECs decreases power consumption when compared to linear CSLA implemented with RCAs. Power saving of almost 25 % is achieved when SCSLA is designed with BEC over RCA. Hence, for adiabatic (IPGL) based design, SCSLA with BEC is preferred. Power consumption of 16-bit CMOS based CSLA considering load capacitance of 10 pF with operating frequency of 200 kHz are listed in the Table 2⁽¹¹⁾. A 16-bit square root CSLA with BEC is constructed in both static CMOS logic and IPGL, and simulated for multiple operating frequencies (kHz to GHz range).




Fig 10. Delay analysis of CMOS based adder architectures

Table 2. Power analysis of CSLA architectures

Sl. No.	16-bit CMOS based Architectures	Power Consumed (μW)
1.	Linear CSLA with RCA	29.87
2.	SCSLA with RCA	32.56
3.	SCSLA with BEC	22.33

The power consumed by 16-bit SCSLA at various frequencies is depicted in Table 3. The IPGL based 16-bit SCSLA consumed less power compared to static CMOS based logic at various frequencies. Hence, for low power and high frequency applications, IPGL based circuits are preferred⁽¹¹⁾. Area analysis of both static CMOS and IPGL based CSLA is tabulated in Table 4. It can be inferred that 16-bit SCSLA adder with AOC requires fewer transistors compared to 16-bit SCSLA adder with RCA or BEC. A 16-bit IPGL based SCSLA when realized with BEC circuit requires more area (transistors). To reduce the area in IPGL based adder, BEC circuit is replaced by AOC in SCSLA.

Table 3. Power Comparison of 16-bit SCSLA with BEC

Sl. No.	Frequency (MHz)	Power consumed (mW)	
		Static CMOS	IPGL
1.	30	1.772	0.743
2.	100	4.074	1.909
3.	500	15.150	4.970
4.	800	19.490	6.137
5.	1000	24.910	7.948

Table 4. Area analysis of adder architectures

Sl. No.	16-bit Adder Architectures	Transistor count when realized using	
		Static CMOS	IPGL
1.	Linear CSLA with RCA	940	1306
2.	SCSLA with RCA	1028	1502
3.	SCSLA with BEC	844	1280
4.	SCSLA with AOC	820	1016

IPGL based 16-bit SCSLA realized using AOC requires 21.72% lesser area when compared to IPGL based 16-bit SCSLA realized with BEC and 32.36% lesser area when compared to IPGL based 16-bit SCSLA realized with RCA. Hence, AOC based IPGL is preferred over both RCA and BEC in design of SCSLA.

A 16-bit static CMOS based SCSLA realized with RCA and BEC is compared with⁽¹⁾, the power values are listed in Table 5. The 16-bit SCSLA with AOC's power values are not listed in⁽¹⁾. Power values infer that proposed adder consumes less power. A 16-bit static CMOS based SCSLA realized with AOC⁽⁹⁾ is compared with proposed 16-bit IPGL based SCSLA with AOC (operating at frequency of 400 MHz) to assess the power saving. The power consumed by both the adders is listed in Table 6. It can be analyzed from the Table 6, that the proposed adder reduces the power at high frequency also.

Power analysis of SCSLA in CMOS logic and IPGL with BEC and AOC for various frequencies is depicted in Figure 11. The proposed SCSLA with AOC consumes very less power compared to BEC. For instance, at 100 MHz, IPGL based a SCSLA realized with AOC consumes 60.45% lesser power than the SCSLA with BEC. As frequency of operation increases, for instance at 1 GHz, power saving of 68% is obtained when the adder is realized in adiabatic (IPGL) logic. IPGL based adder consume less power compared to CMOS based adder. A power reduction of 86.76% is achieved by realizing the IPGL based SCSLA with AOC architecture, in comparison to SCSLA with BEC architecture in static CMOS logic at 1 GHz frequency. Hence, preferred over static CMOS and IPGL based adder with BEC.

Table 5. Power analysis of SCSLA with RCA and BEC

CMOS Adder Architectures	Power Consumed	
	(1)	Proposed
16-bit SCSLA with RCA	30.567 mW	32.56 μ W
16-bit SCSLA with BEC	25.79 mW	22.33 μ W

Table 6. Power analysis of SCSLA with AOC in CMOS logic and IPGL

16-bit SCSLA Architectures	Power consumed (mW)
Static CMOS based with AOC ⁽⁹⁾	9.73
IPGL based with AOC	1.022




Fig 11. Power vs Frequency of SCSLA architectures

At 1 GHz, the power consumed by the AOC based circuit is nearly 60% lesser than the BEC circuit in IPGL. Hence, IPGL based 16-bit SCSLA with AOC is the preferred circuit in high frequency of operation for low power applications.

Improvement in power saving can be analysed for IPGL based adder over static CMOS adder using power saving factor (PSF). PSF is defined as power consumed by a static CMOS circuit divided by the power consumed by the same circuit implemented in any adiabatic logic.

Power saving factor can be calculated using the Equation (2).

$$PSF = \frac{\sum P_{Static_CMOS}}{\sum P_{Adiabatic_Logic}} \tag{2}$$

The PSF obtained by realizing a square root CSLA with BEC in both CMOS and IPGL is shown in Figure 12. PSF infers that the power consumed by IPGL based adder is less in higher frequencies. Figure 13 illustrates the PSF incurred by adopting the proposed 16-bit SCSLA with AOC in IPGL instead of the 16-bit SCSLA with BEC in static CMOS. Thus, from Figures 12 and 13, it can be inferred that, the 16-bit SCSLA implemented with AOC, realized in IPGL has higher PSF compared to 16-bit SCSLA realized with BEC.

Hence, IPGL based (adiabatic) designs are preferred in low power and high frequency applications. The power consumption increases linearly for higher order bits. The proposed AOC removes the area overhead of SCSLA by replacing one of the RCA or BEC and also outperforms the SCSLAs in both area and power consumption.




Fig 12. PSF vs Frequency plot for 16-bit SCSLA with BEC




Fig 13. PSF vs Frequency for 16-bit SCSLA with AOC

4 Conclusions and Future Scope

In this study, a comparative analysis between linear and square root carry select adder is presented. High-speed and low power SCSLA with BEC and AOC is realized in IPGL and in static CMOS logic. SCSLA reduced the delay by 80% when compared to a ripple carry adder. The IPGL based SCSLA realized with BEC consumed almost 60% lesser power compared to CMOS based logic. At 1 GHz operating frequency, results inferred a PSF of 3.134 using IPGL based SCSLA realized with BEC. At 1 GHz the proposed IPGL based 16-bit SCSLA with AOC consumed 87 % lesser power when compared to the static CMOS based adder. A PSF of 8.241 was achieved at 1 GHz by implementing the 16-bit SCSLA with AOC. Thus, AOC based modified SCSLA architecture is preferred for both high-speed and low power signal processing applications. Hence, by adapting adiabatic logic, the power consumed by the circuits can be minimized with a trade-off in area. The designed adder can be used to construct low power higher order bit adders, multipliers, and MAC etc.

References

- 1) Vishwaja S, Mahendra N. Performance Comparison of Carry Select Adder with Different Techniques. *International Journal of Emerging Technology in Computer Science and Electronics*. 2016;20(2):25–28. Available from: www.ijetcse.com/view_paper.php?id=42&iid=42.
- 2) Ramkumar B, Kittur HM. Low-Power and Area-Efficient Carry Select Adder. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. 2012;20(2):371–375. Available from: <https://dx.doi.org/10.1109/tvlsi.2010.2101621>.
- 3) Abhiram T, Ashwin T, Sivaprasad B, Aakash S, Anita JP. Modified Carry Select Adder for Power and Area Reduction. In: 2017 International Conference on Circuit, Power and Computing Technologies. :p. 1–8. Available from: <https://doi.org/10.1109/ICCPCT.2017.8074371>.
- 4) Hasan M, Islam MS, Ahmed MR. Performance Improvement of 4-bit Static CMOS Carry Look-Ahead Adder using Modified Circuits for Carry Propagate and Generate Terms. *Systems and Signal Processing*. 2019;8(2):76–81. Available from: <https://doi.org/10.11648/j.cssp.20190802.16>.
- 5) Teichman P. Introduction in Adiabatic Logic. *Springer Series in Advanced Microelectronics*. 2012;34.
- 6) Yadav R, Bakshi A, Chowdhury J, Das JK. Adiabatic Approach for Charge Restoration in Low Power Digital Circuits. In: International Conference on Inventive Systems and Control. 2018;p. 473–477. Available from: <https://doi.org/10.1109/ICISC.2018.8399117>.
- 7) Varga L, Kovacs F, Hosszu G. An Improved Pass-gate Adiabatic Logic. In: and others, editor. 14th Annual IEEE International ASIC/SOC Conference. :p. 208–211. Available from: <https://doi.org/10.1109/ASIC.2001.954699>.
- 8) Priya R, Kumar JS. Enhanced Area Efficient Architecture for 128 bit Modified CSLA. In: 2013 International Conference on Circuits, Power and Computing Technologies. :p. 989–992. Available from: <https://doi.org/10.1109/ICCPCT.2013.6528976>.
- 9) He Y, Chang CH, Gu J. An area efficient 64-bit Square Root Carry-Select Adder for Low Power Applications. In: IEEE International Symposium on Circuits and Systems;vol. 4. 2005;p. 4082–4085. Available from: <https://doi.org/10.1109/ISCAS.2005.1465528>.
- 10) Ganavi MG, Premananda BS. Design of Low-Power Square Root Carry Select Adder and Wallace Tree Multiplier using Adiabatic Logic. In: and others, editor. International Conference on Emerging Research in Electronics, Computer Science and Technology;vol. 545. Springer. 2020;p. 767–781. Available from: https://doi.org/10.1007/978-981-13-5802-9_67.
- 11) Bajpai A, Anurag AR, Shakthivel G, Premananda BS. Design of Low Power and High-Speed 16-bit Square Root Carry Select Adder using AL. In: 3rd International Conference on Circuits, Control, Communication and Computing. 2018;p. 1–4. Available from: <https://doi.org/10.1109/CIMCA.2018.8739724>.
- 12) Sasipriya P, Bhaaskaran VSK. Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL). *Journal of Circuits, Systems and Computers*. 2018;27(04). Available from: <https://dx.doi.org/10.1142/s0218126618500524>.
- 13) Premananda BS, Ganavi MG. Performance Analysis of Low Power 8-Tap FIR Filter using PFAL. *International Journal of Innovative Technology and Exploring Engineering*. 2019;8(8):365–374. Available from: www.ijitee.org/wp-content/uploads/papers/v8i8/H6357068819.pdf.
- 14) Ganavi MG, Premananda BS. Design of Low Power Reduced Complexity Wallace Tree Multiplier using Positive Feedback Adiabatic Logic. In: International Conference on Advanced Computing and Intelligent Engineering;vol. 1089. 2020;p. 139–150. Available from: https://doi.org/10.1007/978-981-15-1483-8_13.