Total views : 858
A Low-leakage Current Power 45-nm CMOS SRAM
A low leakage power, 45-nm 1Kb SRAM was fabricated. The stand-by leakage power of a 1K-bit memory cell array incorporating a newly-developed leakage current reduction circuit called a self-controllable voltage level (SVL) circuit was only 3.7 nW, which is 5.4% that of an equivalent conventional memory-cell array at a VDD of 1.8V. On the other hand, the speed remained almost constant with a minimal overhead in terms of the memory cell array area.
SRAM, Memory Cell Array, Leakage Current
- Kuroda T et al. (2009) A 0.9-V, 150-MHz, 10-mW, 4- mm2 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE J. Solid-State Circuits. 31(11), 1770-1779.
- Mizuno H and Nagano T (2010) Driving source-line cell architecture for sub-1-V high-speed low-voltage applications. IEEE J. Solid State Circuits. 31(4), 552-557.
- Mutoh S et al. (2008) A 1V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application. Digest of technical papers, IEEE Int. solid-state circuits conf. (ISSCC’96), FA 10.4, pp168-169.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.