Total views : 418

A Low-Power Amplitude Modulator for Quad- Band GSM/EDGE Polar Transmitter in a 65nm CMOS Process

Affiliations

  • Manuscript submitted 2015 July 16. H. Moon is with the School of Electronic and Electric Engineering, Daegu University, Gyeongsan - 712-714, Korea, Republic of

Abstract


A low power high linearity amplitude modulation path using a current reusing technique is proposed for a quad band GSM/EDGE polar transmitter. In order to reduce the current consumption and silicon area, the function of a programmable gain amplifier, AM-PM combiner and driver amplifier is realized as one stacked circuit structure. The proposed amplitude modulator is implemented in a 65nm CMOS technology and demonstrates the output power of 4 dBm and -172 dBc/Hz output noise floor level at 20 MHz offset frequency of at GSM mode. Also, the 3rd-order InterModulation Distortion (IMD3) level is below -40 dBc at all GSM/EDGE bands. The total 42 dB gain control range with a 1 dB step is achieved using a current cancelling technique without its other performance degradation. The total current consumption is 13 mA at GSM mode and 40 mA when it operates at EDGE operation from a 2.8 V supply voltage.

Keywords

AM-PM Combiner, Amplitude Modulation, CMOS, Current Cancelling Technique, Current Reusing, EDGE, Polar Transmitter

Full Text:

 |  (PDF views: 256)

References


  • Kaczman DL, Shah M, Godambe N, Alam M, Guimaraes H, Han LM, Rachedine M, Cashen DL, Getka WE, Dozier C, Shephred WP, Couglar K. A single-chip triband (2100, 1900, 850/800 MHz) WCDMA/HSDPA cellular transceiver. IEEE J Solid-State Circuits. 2006 May; 41(5):1122–32.
  • Darabi H, Zolfaghari A, Jensen H, Leete J, Mohammadi B, Chiu J, Li T, Zhou Z, Lettieri P, Chang Y, Hadji A, Chang P, Nariman M, Bhatti I, Medi A, Serrano L, Welz J, Shoarinejad K, Hasan S, Castaneda J, Kim J, Tran H, Kilcoyne P, Chen R, Lee B, Zhao B, Ibrahim B, Rofougaran M, Rofougaran A. A fully integrated quad-band GPRS/EDGE radio in 0.13 mm CMOS. IEEE ISSCC Dig Tech Papers; San Francisco, CA. 2008 Feb 3-7. p. 206–7.
  • Nilsson M, Mattisson S, Klemmer N, Anderson M, Arnborg T, Caputa P, Ek S, Fan L, Fredriksson H, Garrigues F, Geis H, Hagberg H, Hedestig J, Huang H, Kangan Y, Karlsson N, Kinzel H, Mattsson T, Mills T, Mu F, Martensson A, Ncklasson L, Oredsson F, Ozdemir U, Park F, Peteersson T, Pahlsson T, Palsson M, Ramon S, Sandgren M, Sandrup P, Stenman A, Strandberg R, Sundstrom L, Tillman F, Tired T, Uppathil S, Walukas J, Westesson E, Zhang X, Andreani P. A 9-band WCDMA/EDGE transceiver supporting HSPA evolution. IEEE ISSCC Dig Tech Papers; San Francisco,CA. 2001 Feb 20-24. p. 366–8.
  • Cicalini A, Aniruddhan S, Apte R, Bossu F, Choksi O, Filipovic D, Godbole K, Hung T-P, Komninakis C, Maldonado D, Narathong C, Nejati B, Oshea D, Quan X, Rangarajan R, Sankaranarayanan J, See A, Sridhara R, Sun B, Su W, Zalinge KV, Zhang G, Sahota K. A 65 nm CMOS SOC with embedded HSDPA/EDGE tranceiver, digital baseband and multimedia process. IEEE ISSCC Dig Tech Papers; San Francisco, CA. 2011 Feb 20-24. p. 368–70.
  • Magoon R, Molnar A, Zachan J, Hatcherh G, Rhee W. A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N. IEEE J Solid-State Circuits. 2002 Dec; 37(12):1710–20.
  • Yu SA, Kinget P. A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation. IEEE J Solid-State Circuits. 2009 Sep; 44(9):2411–25.
  • Mccure E. Polar modulation and bipolar RF power devices.Proc IEEE BCTM; 2005 Oct 9-11. p. 1–5.
  • Perumana BG, Mukhopadhyay R, Chakraborty S, Lee CH, Laskar J. A low-power fully monolithic subthreshold CMOS receiver with integrated LO generation for 2.4 GHz wireless PAN applications. IEEE J Solid-State Circuits. 2008 Oct; 43(10):2229–38.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.