Indian Journal of Science and Technology
DOI: 10.17485/ijst/2016/v9i16/87676
Year: 2016, Volume: 9, Issue: 16, Pages: 1-8
Original Article
J. Muralidharan* and P. Manimegalai
Department of Electronics and Communication Engineering Karpagam University, Pollachi Main Road, L & T By Pass Road Junction, Eachanari Post, Eachanari, Coimbatore – 641021, Tamil Nadu, India; [email protected], [email protected].
*Author of Corresponding: J. Muralidharan Department of Electronics and Communication Engineering Karpagam University, Pollachi Main Road, L & T By Pass Road Junction, Eachanari Post, Eachanari, Coimbatore – 641021, Tamil Nadu, India; [email protected]
Background/Objectives: In VLSI technology, the design provide low-power static random access to various applications and also performs with less energy and design implementation reduces the burden and also manages the delay. Methods/ Statistical Analysis: The mixed domino high-speed circuit was designed with a wide domino logic circuit with a multiplexer. We propose a wide domino logic circuit of CHSK domino logic circuits to improve the performance of the parameters like Power, Delay, Unity Noise Gain, Power Delay Product and Robustness. Findings: The technique used in domino logic circuit designs and usage of higher order multiplexer of a modular design is presented and implemented by constructing a multiplexer. Simulation is done using Cadence CMOS process using Virtuoso tool. Application/Improvements: The proposed circuit improves unity noise gain, delay and power along with better performance as compared to Conditional Keeper and High Speed domino logic circuit of existing domino logic systems.
Keywords: Delay, Domino Logic, Keeper Circuit, Power, Unity Noise Gain and Power Delay Product.
Subscribe now for latest articles and news.
