Indian Journal of Science and Technology
DOI: 10.17485/ijst/2015/v8i36/90316
Year: 2015, Volume: 8, Issue: 36, Pages: 1-7
Original Article
S. Aravind Babu, S. Babu Ramki and S. Sivanantham*
ASIC Design Laboratory, School of Electronics Engineering, VIT University, Vellore – 632014, Tamil Nadu, India; [email protected]
The direct implementation of parallel particle swarm optimization algorithm on field programmable gate array (FPGA) is presented in this paper. In the proposed design, the particle unit architecture is independent of fitness unit and hence the particle unit is reusable and flexible for different fitness function. The parallel co-processor implementation of each particle accelerates the execution speed and reduces the operating power as compared to the software execution of the design on a general purpose processor. The proposed implementation reduces the number of registers by 2.76% and the number of look-up-tables by 0.62% on average.
Keywords: Co-processor, FPGA Implementation, Particle Swarm Optimization, Parallel Architecture
Subscribe now for latest articles and news.
