Indian Journal of Science and Technology
Year: 2016, Volume: 9, Issue: 38, Pages: 1-7
Rituparna Bhowmick* and J. Manjula
SRM University, Kattankulathur, Chennai – 603203, Tamil Nadu, India; [email protected]
*Author for correspondence
Objectives: This paper introduces a design of PLL based Frequency Synthesizer using Harmonic Extraction Technique. Different parameters of PLL and Frequency Synthesizer are analyzed. Methods: The Harmonic Extraction technique includes VCO with common gate amplifier, cascode amplifier and Differential output Buffer. The LC tank circuit used in this paper is a current mirror VCO. In order to extract the harmonics, Band pass filter is used. After that dual loop PLL is introduced which consists of proportional path and integral path. Furthermore Phase and Frequency Detector (PFD) is implemented using Gate Diffusion input (GDI) method. The proposed design is implemented using 90nm Cadence Virtuoso Analog Design Environment tool. Findings: As a result of using this technique, VCO achieves tuning range of 23.17% and phase noise of -85dBc/Hz @1MHz and -93dBc/[email protected] with a small power dissipation of 50uW and Frequency Synthesizer achieves power dissipation of 4.8mW. Improvements/Applications: The performance analysis has shown that the designed Frequency Synthesizer has better tuning range, low power and low Phase noise which makes it suitable to operate in high frequency applications.
Keywords: Band Pass Filter (BPF), Dual Loop PLL, Frequency Synthesizer, GDI, Harmonic Extraction, PFD, PLL, VCO
Subscribe now for latest articles and news.