Indian Journal of Science and Technology
DOI: 10.17485/ijst/2014/v7sp7.20
Year: 2020, Volume: 7, Issue: Supplementary 7, Pages: 99–103
Original Article
Kalyan Sagar Kadali1* and L. Rajaji2
1 Department of Electrical and Electronics Engineering, AMET University, Chennai, India; kalyansagar.k@gmail.com
2 Department of Electrical and Electronics Engineering, ARM College of Engineering and Technology, Chennai, India
Background/Objectives: A new systolic algorithm for median filtering is analyzed in this paper, this algorithm is suitable for VLSI implementation to design optimized median filter. Methods/Statistical analysis: The modified sort algorithm avoiding the main problem of the median filter is its high computational cost (for sorting N pixels, the temporal complexity is O (N·log N), even with the most efficient sorting algorithms, the clock cycle time is equal to the propagation delay of a simple comparator circuit. Results/Findings: The hardware requirements of the architecture are significantly lower than those of previously reported systolic array architectures. An implementation of 8-bit word length 3X3 window size filter in an ALTERA EP1C3T100C6 FPGA achieved a clock rate in excess of 197 MHz with 85 cells only. Conclusion/Application: An improved algorithm has been proposed to address to problem of median filter that is high computation time is encountered.
Keywords: Median Filter, Processing Element, Systolic Algorithm
Subscribe now for latest articles and news.