Indian Journal of Science and Technology
Year: 2015, Volume: 8, Issue: 25, Pages: 1-7
B. V. V. Kiran Kumar* and P. Reena Monica
Objective: The objective of this work is to efficiently implement a Co-ordinate Rotation Digital Computer (CORDIC) based fast algorithm for power oftwo lengthDCT. Methods: The proposed algorithm has some advantages such as regular CooleyTukey FFT like data flow, post scaling factor and arithmetic-sequence rotation angles. Using CORDIC algorithm, different types of DCT like four point, eight point and inverse eight point are derived. Usage of trigonometric formula reduces the number of CORDIC. By reusing uniform processing Element cells, architecture for 8-point CORDIC DCT is developed. This is an efficient method for overcoming the problem of lack of synchronization among various rotation angles. Findings: When compared with other known architectures, the proposed 8-point DCT architecture is more efficient in terms of power and area. Power analysis and area estimation are performed for the designed architectures and then further power reduction is carried out using clock gating technique. A power reduction of 4.29% is achieved. The area is also reduced by 0.29%. Conclusion: An efficient VLSI implementation for 8-point DCT by reusing the uniform processing element cells with low hardware complexity is developed.
Keywords: CORDIC, Discrete Cosine Transform (DCT), Processing Element (PE)
Subscribe now for latest articles and news.