Mitigation of Voltage Sag using Superconductor Fault Current Limiters

S  K  Javed Akthar  and G  Chandra Sekhar

doi:10.17485/ijst/2015/v8i23/72223

Article

Mitigation of Voltage Sag using Superconductor Fault Current Limiters

VIEWS 1025
PDF 271

Abstract
Full-Text HTML
Full-Text PDF
How to Cite

Indian Journal of Science and Technology

DOI: 10.17485/ijst/2015/v8i23/72223

Year: 2015, Volume: 8, Issue: 23, Pages: 1-8

Original Article

Mitigation of Voltage Sag using Superconductor Fault Current Limiters

S. K. Javed Akthar^* and G. Chandra Sekhar

Department of EEE, K L University, Vaddeswaram, Guntur - 522502, Andra Pradesh, India;
[email protected], [email protected]

This work is licensed under a Creative Commons Attribution 4.0 International License.

Abstract

This paper presents a new Fault Current Limiter (FCL) topology based on the superconducting material. This device has the combined advantages of solid state FCL and impedance injecting fault current limiters. As compared the present existing devices, the proposed FCL device generally offers low conduction losses during normal operation while limiting the peak fault current to two times the rated current. Hence, the super conducting fault current limiters is an effective solutions as compared with the other limiters. This system experimentally verified in Matlab/Simulink under different fault conditions and verified the result with and without fault current limiters.
Keywords: Super Conducting, Fault Current Limiters, Voltage Sag Problems