Indian Journal of Science and Technology
Year: 2016, Volume: 9, Issue: 4, Pages: 1-4
Alexander Korotkov and Ivan Piatak*
*Author For Correspondence
Ivan Piatak Department of the Integrated Electronics, Peter the Great St. Petersburg Polytechnic University, Russia; [email protected] gmail.com
Pipelined ADCs with digital error correction and double-sampling are demand gain error of the stage calculations at given parameters of the op-amp of the stages. In contrast to known approaches to the analysis of the 1.5-bit conversion stage, results within the z-domain with account for both the finite GB and DC gain are discussed. This analysis allows us to more accurately take into account GB and DC gain dependencies versus ADC resolution and sampling rate for both conventional and double-sampling stages of the pipeline.
Keywords: 1.5-Bit Stage, Digital Error Calibration, Gain Error, Pipelined ADC, Switched-Capacitor Circuits (SC-circuits)
Subscribe now for latest articles and news.