• P-ISSN 0974-6846 E-ISSN 0974-5645

Indian Journal of Science and Technology


Indian Journal of Science and Technology

Year: 2016, Volume: 9, Issue: 44, Pages: 1-6

Original Article

An Optimized Successive Approximation Register used in ADC for Wireless Sensor Nodes


SAR plays an important role in ADC used in WSN. To finding out comparator resolving time and its relation to the DAC settling time. This paper describes a mathematical analysis of resolving time of a synchronous and asynchronous type of a Successive Approximation Register (SAR) ADC. We have derived the relation ratio of asynchronous and synchronous resolving time for a number of bits. The mathematical analysis verified using Scilab 5.2.2. The comparator resolving and DAC settling timing constraints have the tradeoff between power and speed. The maximum resolving time satisfies both the first order and second order derivative test and shows the reduction of two times resolving time between synchronous and asynchronous. As the number of resolution bits increases, the conversion time of asynchronous SAR decreases compared to synchronous. This can lead to saving the power as well as improves the speed. The SAR architecture is suitable for a low power, and high-speed sensor node data acquisition used in WSNs.

Keywords: Analog to Digital Converter (ADC), Asynchronous, Conversion time, Digital-to-Analog Converter (DAC), Resolving time, Settling time, Synchronous, Successive Approximation Register (SAR), Wireless Sensor Node (WSN)


Subscribe now for latest articles and news.