Indian Journal of Science and Technology
DOI: 10.17485/ijst/2017/v10i14/95495
Year: 2017, Volume: 10, Issue: 14, Pages: 1-7
Original Article
S. M. Turkane1, 2* , G. K. Kharate1 and A. K. Kureshi 3
1Matoshri College of Engineering and Research Centre, Savitribai Phule Pune University, Nashik – 422105, Maharashtra, India; [email protected], [email protected] 2Pravara Rural Engineering College, Ahmednagar, Savitribai Phule Pune University, Loni – 413736, Maharashtra, India 3Vishwabharti Academy’s College of Engineering, Savitribai Phule Pune University, Ahmednagar - 414201, Maharashtra, India; [email protected]
*Author for correspondence
S. M. Turkane
Matoshri College of Engineering and Research Centre, Savitribai Phule Pune University, Nashik – 422105, Maharashtra, India; [email protected]
Objective: PNPN TFET is a semiconductor device in which the gate controls the source to channel tunneling current through modulation of band-to-band tunneling. Silicon film thickness is also optimized to remove the kink effect. Methods/ Statistical Analysis: As the Silicon device technology as downsized to nanometers, it experiences certain issues like short channel effects, low I ON/I OFF and low Sub-threshold Slope. The hetero-gate dielectric structure is designed with the addition of a hetero-dielectric Buried Oxide (BOX) on the doped substrate for reduction of ambipolar current and improvement of tunneling current at drain and source side respectively. The hetero-dielectric BOX has SiO2dielectric below source/channel regions and HfO2 below the drain region. Findings: The proposed device type is of Ge/Si Hetero-junction hetero-gate dielectric with hetero-dielectric BOX PNPN Tunnel FET with low bandgap material at source region increases the tunneling probability and hence improves I ON. Various combinations of the simulation where executed with reference to channel, source, drain and N pocket doping for getting the optimized results for Id-Vg characteristics. The entire simulations were done in licensed Cogenda TCAD version 1.7.4 software. The hetero-gate dielectric improves the I ON and suppresses the ambipolar current. Also DIBN effect gets reduced because drain current is not varied with changes in Vds(V) values with respect to Vgs(V) values. With the proposed device we obtained the performance parameters as I ON=1.24mA/µm, SS=44.66mv/dec and I ON/I OFF =3.47×1012 . Applications/Improvements: Modeled PNPN TFET had resulted in improved performance in-terms of I ON/I OFF ratio, using low band gap material and hence is best alternative over the conventional CMOS devices for the low power and moderate speed applications of FPGA.
Keywords: Ambipolar Behavior, Band-to-Band Tunneling, Hetero-Dielectric BOX, Hetero-Gate, Power Delay Product (PDP), Sub-Threshold Slope, Tunnel FET
Subscribe now for latest articles and news.
