• P-ISSN 0974-6846 E-ISSN 0974-5645

Indian Journal of Science and Technology

Article

Indian Journal of Science and Technology

Year: 2020, Volume: 13, Issue: 25, Pages: 2537-2546

Original Article

Minimization of power and area of digital modulator for cellular communication using cadence in 180nm, 90nm and 45nm CMOS technology

Received Date:18 June 2020, Accepted Date:02 July 2020, Published Date:17 July 2020

Abstract

Background/Objectives: Low power modulators are most efficient for wireless communication. Quadrature Amplitude Modulation (QAM) is used widely for high data rate communication than BPSK and QPSK, since it carries more bits of information per symbol over the channel. The objective of this work is to minimize the power consumption and area utilization of 32-bit QAM modulator. Methods/Statistical analysis: In this work, three new procedures are introduced for 32QAM modulator. In the first approach, sine and cosine data generated using conventional technique are stored in ROM and the stored data is selected based on the input sequence to generate the output signal. This approach reduces the power consumption and area utilization. In the second approach, information bit stream is modulated with sine and cosine waves generated by iterative algorithm to minimize power and area requirement. In the third approach, booth multiplication algorithm is employed to generate QAM signal. This method of generating QAM signal consumes less power and area in comparison with the conventional modulator. The work is synthesized, analyzed, and compared in 180nm, 90nm and 45nm CMOS technology using Cadence software. Findings: In 180nm CMOS technology power consumption noticed is 60662.740nW, 617020.071nW and 133679.687nW with the proposed method1, method2 and method3 respectively. An Area utilized in 180nm CMOS technology is 1341mm2, 20746.757mm2, and 2754mm2 respectively in proposed 32QAM modulator with ROM, 32QAM modulator with proposed Iterative algorithm and 32QAM modulator with Booth multiplication algorithm. Novelty/Applications: The conventional 32QAM devours additional power and area. In this work area and power reduction is achieved with respect to the conventional method. The same work is carried out with 90nm and 45nm CMOS technology. Three novel approaches to 32QAM are proposed. The proposed work is synthesized, analyzed, tabulated and compared with conventional method and shown that power consumption and area utilization are minimum than compared to the conventional method.

Keywords: QAM; multiplier; power; area; communication; cadence 

References

  1. Raza U, Kulkarni P, Sooriyabandara M. Low Power Wide Area Networks: An Overview. IEEE Communications Surveys & Tutorials. 2017;19(2):855–873. Available from: https://dx.doi.org/10.1109/comst.2017.2652320
  2. Roth Y, Dor´e JB, Ros L, Berg V. Turbo-FSK, a Physical Layer for Low Power Wide Area Networks: Analysis and Optimization. Elsevier Comptes Rendus Physique. 2017;18(2):178–188. Available from: https://www.etsi.org/deliver/etsi_ts/136200_136299/136211/14.02.00_60/ts_136211v140200p.pdf
  3. Ndujiuba CU, Oni O, Ibhaze AE. Comparative Analysis of Digital Modulation Techniques in LTE 4G Systems. Journal of Wireless Networking and Communicationspp. 2015;p. 60–66.
  4. Moubark AM, MA, Ali M. FPGA implementation of low power digital QPSK modulator using Verilog HDL. Journal of Applied Sciences. 2013;p. 385–392.
  5. Ali H, Zhou X, Iqbal K. FPGA Architecture for OFDM, Software Defined Radio. IEEE Journal. 2013.
  6. Roth Y, Doré JB, Ros L, Berg V. Coplanar Turbo-FSK: A Flexible and Power Efficient Modulation for the Internet-of-Things. Wireless Communications and Mobile Computing. 2018;2018:1–17. Available from: https://dx.doi.org/10.1155/2018/3072890
  7. Zeng F, Zeng X, Zeng X, Zhang Z, Xuan G. New Constructions of 16-QAM Periodic Complementary Sequences. IEEE Communications Letters. 2012;16(12):2040–2043. Available from: https://dx.doi.org/10.1109/lcomm.2012.102612.121679
  8. Wang J, Zhou L, Zhu H, Wu Q, Yang R, Liu L, et al. Silicon high-speed BPSK modulator: design and optimization. In: Silicon high-speed BPSK modulator: design and optimization, Asia Communications and Photonics Conference 2014. OSA Technical Digest Optical Society of America. .

Copyright

© 2020 Usha, Mahesh.This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited. Published By Indian Society for Education and Environment (iSee)

DON'T MISS OUT!

Subscribe now for latest articles and news.