• P-ISSN 0974-6846 E-ISSN 0974-5645

Indian Journal of Science and Technology


Indian Journal of Science and Technology

Year: 2021, Volume: 14, Issue: 9, Pages: 776-786

Original Article

Low power add-one circuit IPGL based high speed square root carry select adder

Received Date:24 February 2021, Accepted Date:09 March 2021, Published Date:19 March 2021


Background: An adder is the basic building block of any circuitry. Most ripple carry adders suffer from carry rippling which constrains its performance due to increased delay though they occupy less area. Objectives: To design and implement a high speed adder to overcome the carry rippling, which should consume less power and also operate at higher frequency. Method: Squareroot CSLA architecture is designed by replacing ripple carry adder with of Add- One Circuit (AOC) to minimize the area and carry rippling delay. Improved Pass-Gate Adiabatic Logic (IPGL) is incorporated in the proposed SCLSA to reduce power and to increase frequency of operation. Cadence Virtuoso and Spectre is used to design and simulate the adder circuits in CMOS 180nm technology. Findings: We proposed SCSLA adder, which consumed 89% lesser power compared to the reference architecture at 400 MHz operating frequency with a power saving factor of 7.3. Results were verified by simulating up to 1 GHz frequency. Novelty: Incorporation of AOC in the design of square-root CSLA with adiabatic logic (IPGL) incorporated results in lesser power consumption and also adder operates in the higher frequency (GHz).

Keywords: AL; AOC; BEC; IPGL; low power


  1. Vishwaja S, Mahendra N. Performance Comparison of Carry Select Adder with Different Techniques. International Journal of Emerging Technology in Computer Science and Electronics. 2016;20(2):25–28. Available from: www.ijetcse.com/ view_paper.php?id=42&iid=42
  2. Ramkumar B, Kittur HM. Low-Power and Area-Efficient Carry Select Adder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012;20(2):371–375. Available from: https://dx.doi.org/10.1109/tvlsi.2010.2101621
  3. Teichman P. Introduction in Adiabatic Logic. Springer Series in Advanced Microelectronics. 2012;34.
  4. Varga L, Kovacs F, Hosszu G. An Improved Pass-gate Adiabatic Logic. In: 14th Annual IEEE International ASIC/SOC Conference. (pp. 208-211).
  5. Sasipriya P, Bhaaskaran VSK. Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL) Journal of Circuits, Systems and Computers. 2018;27(04). Available from: https://dx.doi.org/10.1142/s0218126618500524
  6. Premananda BS, Ganavi MG. Performance Analysis of Low Power 8-Tap FIR Filter using PFAL. International Journal of Innovative Technology and Exploring Engineering. 2019;8(8):365–374. Available from: www.ijitee.org/wp-content/uploads/papers/v8i8/ H6357068819.pdf


© 2021 Premananda et al.This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited. Published By Indian Society for Education and Environment (iSee)


Subscribe now for latest articles and news.